

# Keyboard Encoder Read Only Memory

## FEATURES


- Data output directly compatible with TTL
- N Key rollover or lockout operation
- Quad mode
- Lockout/rollover selection externally selected as option
- On chip-master/slave oscillator
- All 10 output bits available
- Fully buffered data outputs
- Output enable provided as option
- Data compliment control provided as option
- Pulse or level data ready output signal provided as an option
- Any key down output provided as an option
- Contact bounce circuit provided to eliminate contact bounce
- Static charge protection on all input/outputs
- Pin for Pin replacement for GI AY-5-3600

## GENERAL DESCRIPTION


The SMC Microsystems KR3600-XX is a Keyboard Encoder containing a 3600 bit read only memory and all the logic necessary to encode single pole single throw keyboard closures into a 10 bit code.

The KR3600-XX is fabricated with a low voltage p channel technology and contains the equivalent of 5000 transistors on a monolithic chip in a 40 lead dip ceramic package.

## PIN CONFIGURATION



## BLOCK DIAGRAM



NOTE: REFER TO FIG. 1 FOR OPTION PIN SELECTION.  
 \*R1 (100K Ω), C1 (45pF) PROVIDES APPROX. 50KHz CLOCK FREQ.  
 \*\*C2 (300ns DELAY/CPF) R2 SUPPLIED INTERNALLY.  
 \*\*\*DIODES NECESSARY FOR COMPLETE N KEY ROLLOVER OPERATION.

## DESCRIPTION OF OPERATION

The KR3600 contains a 3600 bit ROM, 9-stage and 10-stage ring counters, a 10 bit comparator, timing circuitry, a 90 bit memory to store the location of encoded keys for *n* key rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an output data buffer, and TTL/DTL/MOS compatible output drivers.

The ROM portion of the chip is a 360 by 10 bit memory arranged into four 90-word by 10-bit groups. The appropriate levels on the Shift and Control Inputs selects one of the four 90-word groups; the 90-individual word locations are addressed by the two ring counters. Thus, the ROM address is formed by combining the Shift and Control inputs with the two ring counters.

The external outputs of the 9-stage ring counter and the external inputs to the 10-bit comparator are wired to the keyboard to form an X-Y matrix with the 90-keyboard switches as the crosspoints. In the standby conditions, when no key is depressed, the two ring counters are clocked and sequentially address the ROM, thereby scanning the key switches for key closures.

When a key is depressed, a single path is completed between one output of the 9-stage ring counter (X0 thru X8) and one input of the 10-bit comparator (Y<sub>0</sub>-Y<sub>9</sub>). After a number of clock cycles, a condition will occur where a level on the selected path to the comparator matches a level on the corresponding comparator input from the 10-stage ring counter.

**N KEY ROLLOVER** — When a match occurs, and the key has not been encoded, the switch bounce delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears, a one is stored in the encoded key memory and the scan sequence is resumed. If a match occurs at another key location, the sequence is repeated thus encoding the next key. If the match occurs for an already encoded key, the match is not recognized. The code of the last key encoded remains in the output data buffer.


**N KEY LOCKOUT** — When a match occurs, the delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears and the remaining keys are locked out by halting the scan sequence. The scan sequence is resumed upon key release. The output data buffer stores the code of the last key encoded.

**SPECIAL PATTERNS** — Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to 10 bits can be programmed into the KR3600 ROM covering most popular codes such as ASCII, EBCDIC, Selectric, etc., as well as many specialized codes.

**CUSTOM CODING INFORMATION**  
The custom coding information for SMC's 3600 Bit Keyboard Encoder ROM should be transmitted to SMC. The Truth Table should be completed on the format supplied.

### LEGEND

CC = Complement Control  
AKO = Any Key Down Output  
B10 = B10 (Data) Output  
LO/RO = Lockout/Rollover  
CE = Chip Enable  
Internal Clock = Self Contained Oscillator  
External Clock = External Frequency Source



OPTION SELECTION/PIN ASSIGNMENT

FIGURE 1

**MAXIMUM GUARANTEED RATINGS\***

Operating Temperature Range .....	0°C to +70°C
Storage Temperature Range .....	-55°C to +150°C
Lead Temperature (soldering, 10 sec.) .....	+325°C
Positive Voltage on any Pin, $V_{CC}$ .....	+0.3 V
Negative Voltage on any Pin, $V_{CC}$ .....	-25 V

\*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

**ELECTRICAL CHARACTERISTICS**

( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{GG} = -12\text{V} \pm 1.0\text{V}$ ,  $V_{DD} = \text{GND}$ , unless otherwise noted)


Characteristics	Min	Typ**	Max	Units	Conditions
<b>Clock Frequency</b>	10	50	100	KHz	See Block diagram footnote* for typical R-C values
<b>External Clock Width</b>	7	—	—	$\mu\text{s}$	
<b>Data &amp; Clock Input</b> (Shift, Control, Compliment Control, Lockout/Rollover, Chip Enable & External Clock)					
Logic "0" Level	$V_{GS}$	—	+0.8	V	
Logic "1" Level	$V_{CC}-1.5$	—	$V_{CC}+0.3$	V	
Shift & Control Input Current	75	150	220	$\mu\text{A}$	$V_{IN} = +5\text{V}$
<b>X Output (<math>X_0</math>-<math>X_8</math>)</b>					
Logic "1" Output Current	40	250	500	$\mu\text{A}$	$V_{OUT} = V_{CC}$ (See Note 2)
	600	1300	4000	$\mu\text{A}$	$V_{OUT} = V_{CC}-1.3\text{V}$
	900	2000	6500	$\mu\text{A}$	$V_{OUT} = V_{CC}-2.0\text{V}$
	1500	2000	14,000	$\mu\text{A}$	$V_{OUT} = V_{CC}-5\text{V}$
	3000	10,000	23,000	$\mu\text{A}$	$V_{OUT} = V_{CC}-10\text{V}$
Logic "0" Output Current	8	30	60	$\mu\text{A}$	$V_{OUT} = V_{CC}$
	6	25	50	$\mu\text{A}$	$V_{OUT} = V_{CC}-1.3\text{V}$
	5	20	45	$\mu\text{A}$	$V_{OUT} = V_{CC}-2.0\text{V}$
	2	10	30	$\mu\text{A}$	$V_{OUT} = V_{CC}-5\text{V}$
	—	0.5	5	$\mu\text{A}$	$V_{OUT} = V_{CC}-10\text{V}$
<b>Y Input (<math>Y_0</math>-<math>Y_9</math>)</b>					
Trip Level	$V_{CC}-5$	$V_{CC}-3$	$V_{CC}-2$	V	Y Input Going Positive (See Note 2)
Hysteresis	0.5	0.9	1.4	V	(See Note 1)
Selected Y Input Current	18	100	170	$\mu\text{A}$	$V_{IN} = V_{CC}$
	14	80	150	$\mu\text{A}$	$V_{IN} = V_{CC}-1.3\text{V}$
	13	50	130	$\mu\text{A}$	$V_{IN} = V_{CC}-2.0\text{V}$
	5	40	110	$\mu\text{A}$	$V_{IN} = V_{CC}-4.0\text{V}$
Unselected Y Input Current	9	40	80	$\mu\text{A}$	$V_{IN} = V_{CC}$
	7	30	70	$\mu\text{A}$	$V_{IN} = V_{CC}-1.3\text{V}$
	6	25	60	$\mu\text{A}$	$V_{IN} = V_{CC}-2.0\text{V}$
	3	15	40	$\mu\text{A}$	$V_{IN} = V_{CC}-5\text{V}$
	—	0.5	20	$\mu\text{A}$	$V_{IN} = V_{CC}-10\text{V}$
<b>Input Capacitance</b>	—	3	10	pF	at 0V (All Inputs)
<b>Switch Characteristics</b>					
Minimum Switch Closure	—	—	—	—	See Timing Diagram
Contact Closure Resistance	—	—	300	$\Omega$	$Z_{CC}$
	$1 \times 10^7$	—	—	$\Omega$	$Z_{CO}$
<b>Strobe Delay</b>					
Trip Level (Pin 31)	$V_{CC}-4$	$V_{CC}-3$	$V_{CC}-2$	V	
Hysteresis	0.5	0.9	1.4	V	(See Note 1)
Quiescent Voltage (Pin 31)	-3	-5	-9	V	With Internal Switched Resistor
<b>Data Output (B1-B10), Any Key Down Output, Data Ready</b>					
Logic "0"	—	—	0.4	V	$I_{OL} = 1.6\text{mA}$
Logic "1"	$V_{CC}-1$	—	—	V	$I_{OH} = 1.0\text{mA}$
	$V_{CC}-2$	—	—	V	$I_{OH} = 2.2\text{mA}$
<b>Power</b>					
$I_{CC}$	—	12	25	mA	$V_{CC} = +5\text{V}$
$I_{GS}$	—	12	25	mA	$V_{GS} = -12\text{V}$

\*\*Typical values are at +25°C and nominal voltages.


**NOTE**

- Hysteresis is defined as the amount of return required to unlatch an input.
- Precharge of X outputs and Y inputs occurs during each scanned clock cycle.


# TIMING DIAGRAM




## "Y" INPUT STAGE FROM KEYBOARD



## "X" OUTPUT STAGE TO KEYBOARD




## OUTPUT DRIVER




NOTE: Output driver capable of driving one TTL load with no external resistor. Capable of driving two TTL loads using an external 6.8KΩ resistor to V<sub>GG</sub>.

## STROBE DELAY vs. C<sub>2</sub>



## OSCILLATOR FREQUENCY vs. C<sub>1</sub>



# KR3600-STD

XY	Normal	Shift	Control	Shift Control
	B-12345678910	B-12345678910	B-12345678910	B-12345678910
00	1 100011001	< 001111001	1 100011011	SUB 010100001
01	q 100011011	Q 100010010	q 100011111	DLE 000010001
02	a 100001010	A 100000010	a 100001111	@ 000000101
03	z 010111010	Z 010110010	z 010111111	P 000010010
04	HT 100100000	HT 100100000	HT 100100000	I 100100010
05	H 000100010	H 000100010	H 000100010	H 000100011
06	+ 110101001	+ 110101001	+ 110101001	+ 110101011
07	SO 111001001	> 011110010	SO 011100001	SO 011100011
08	p 000010101	@ 000000101	NUL 000000001	NUL 000000001
09	1 100011001	100011001	SOH 100000001	SOH 100000001
10	2 010011001	@ 000000101	2 010011011	ETB 111010001
11	w 111010101	W 111010010	w 111011111	A 001110010
12	s 110010101	S 110010010	s 110011111	A 100000010
13	x 000111010	X 000110010	x 000111111	O 100010010
14	RS 011100001	RS 011100001	RS 011100001	FS 001100001
15	% 101001001	% 101001001	% 101001001	% 101001011
16	m 101010101	101100101	CR 101100001	CR 101100001
17	SI 111100001	SI 111100001	SI 111100001	SI 111100011
18	n 011101010	A 011110010	SO 011100001	SO 011100001
19	2 010011001	@ 010001101	STX 010000001	STX 010000001
20	3 110011001	# 110001101	3 110011011	NAK 101010001
21	e 101001010	E 101000010	e 101001111	DC3 110010001
22	d 001001010	D 001000010	d 001001111	B 010000010
23	c 110001010	C 110000010	c 110001111	R 010010010
24	- 111100100	- 111110010	- 111110010	A 011110010
25	\$ 001001001	\$ 001001001	\$ 001001001	\$ 001001011
26	L 001100010	L 001100010	L 001100010	L 001100011
27	US 111100001	US 111100001	US 111100001	US 111100011
28	6 011011001	& 011001101	ACK 011000001	ACK 011000001
29	k 110101010	110110010	DEL 111111101	DEL 111111101
30	4 001011001	% 001001101	4 001011011	DC4 001010001
31	r 010010101	R 010010010	r 010011111	ENQ 101000001
32	f 011001010	F 011000010	f 011001111	C 110000010
33	SP 0000011000	SP 0000011000	SP 0000011000	SP 0000011000
34	CAN 0001100000	( 0001011000	CAN 0001100000	BS 0001000000
35	CR 101100001	CR 101100001	CR 101100001	M 101100010
36	101111010	101111010	101111010	K 110100010
37	VT 110100000	VT 110100000	VT 110100000	VT 110100010
38	7 110101101	110101101	BEL 111000001	BEL 111000001
39	" 0100011001	" 0100011001	" 0100011011	" 0100011011
40	5 101011001	% 1010011001	5 101011011	STX 010000001
41	t 001010101	T 001010010	t 001011111	EOT 001000001
42	g 111001010	G 111000010	G 111001111	D 001000010
43	v 011010101	V 011010010	v 011011111	S 110010010
44	ETX 110000001	ETX 110000001	ETX 110000001	ETX 110000001
45	101111010	101111010	101111111	N 011100010
46	7 111110101	111110101	111111010	110110101
47	- 1011011001	- 1011110101	- 1011011001	- 1011011001
48	) 1001011001	) 1001011001	) 1001011001	) 1001011011
49	SP 0000011001	SP 0000011001	SP 0000011001	SP 0000011011
50	6 0111101001	> 011111001	6 011011011	SOH 100000001
51	y 1001110101	Y 1001100101	y 100111111	DC1 100010001
52	h 000101010	H 000100010	h 000101111	E 101000010
53	b 010001010	B 010000010	b 010001111	T 001010001
54	: 010111001	: 0101011001	: 010111011	SYN 011010001
55	> 011110010	> 011110010	> 011111010	Z 010100101
56	- 110111001	- 1101011001	- 110111010	Y 100110010
57	NUL 000000001	NUL 000000001	NUL 000000001	NUL 000000001
58	* 0101011001	* 0101011001	* 0101011001	* 0101011011
59	! 1000011001	! 1000011001	! 1000011001	! 1000011011
60	7 111011001	& 0110011001	7 111011011	ETX 110000001
61	u 101010101	U 101010010	u 101011111	BEL 111000001
62	j 010101010	J 010100010	j 010101111	F 011000010
63	n 011101010	N 011100010	n 011101111	U 101010101
64	= 101111000	= 101111000	= 101111010	= 011111100
65	< 001110101	< 001110101	< 001111010	W 111000010
66	p 000010101	P 000010010	p 000011111	J 010100101
67	0 000011001	1001011001	0 000011010	DC2 010010001
68	& 0110011001	& 0110011001	& 0110011001	& 0110011011
69	# 1100011001	# 1100011001	# 1100011001	# 1100011011
70	8 000111001	* 0101011001	8 000111011	ESC 110100001
71	i 100101010	I 100100010	i 100101111	ACK 011000001
72	k 110101010	K 110100010	k 110101111	G 111000010
73	m 101010101	M 101000010	m 101011111	V 011010010
74	? 111011001	? 111011001	? 111011001	? 111011001
75	* 110011001	* 0100011001	* 110011001	* 0100011001
76	LF 010100000	LF 010100000	LF 010100000	GS 101100000
77	= 101111001	+ 1101011001	= 101111001	+ 1101011001
78	FF 0011001001	< 001111001	FF 0011000001	FF 0011000011
79	( 0001011001	( 0001011001	( 0001011001	( 0001011011
80	9 100111001	( 0001011001	9 100111011	EM 100110001
81	o 111101010	O 111100010	o 111101111	101110010
82	001101010	L 001100010	001101111	X 000110010
83	. 0011011001	. 0011011001	. 0011011001	. 0011011011
84	. 011011001	. 011011001	. 011011001	. 0110110011
85	. 110111001	. 010111001	. 110111001	. 0101110011
86	[ 101100101	[ 110100101	[ 101100101	[ 1101001011
87	- 1011011001	- 111100101	- 1011011001	- 1111001011
88	0 000011001	O 000011001	0 000011001	0 000011001
89	9 100111001	) 1001011001	HT 100100001	HT 100100001

Options:  
 Internal oscillator (pins 1, 2, 3) Pulse data ready signal  
 Any key down (pin 4) positive output Internal resistor to VDD on shift and control pins  
 N key rollover only KR3600-STD outputs provides ASC II bits 1-6 on B1-B6, and bit 7 on B8

# KR 3600-ST

XY	Normal B-123456789	Shift B-123456789	Control B-123456789	Shift/Control B-123456789
00	\ 00001101	~ 01111101	NUL 00000001	RS 01110001
01	= 10111010	+ 11010101	GS 10110001	VT 11010010
02	DC3 110010010	DC3 110010010	DC3 110010010	DC3 110010010
03	- 101101001	- 111110101	CR 101100010	US 111110010
04	BS 000100010	BS 000100010	BS 000100010	BS 000100010
05	0 000011001	0 000011001	0 000011001	0 000011001
06	* 011101001	* 011101001	* 011101001	* 011101001
07	000000000	000000000	000000000	000000000
08	000000000	000000000	000000000	000000000
09	000000000	000000000	000000000	000000000
10	/ 111101010	? 111110010	ST 111100010	US 111101010
11	* 011101001	> 011111010	SO 011100010	RS 011100010
12	? 001101010	< 001111001	FF 001100010	FS 001100010
13	m 101101110	M 101100101	CR 101100010	CR 101100010
14	n 011101110	N 011100101	SO 011100010	SO 011100010
15	b 010001110	B 010000101	STX 010000101	STX 010000101
16	v 011011110	V 011010101	SYN 011010101	SYN 011010101
17	c 110001101	C 110000101	ETX 110000001	ETX 110000001
18	x 000111101	X 000110110	CAN 000110001	CAN 000110001
19	z 010111110	Z 010110101	SUB 010110001	SUB 010110001
20	LF 010100001	LF 010100001	LF 010100001	LF 010100001
21	\ 001110101	: 001111110	FS 001110010	FS 001110010
22	DEL 111111110	DEL 111111110	DEL 111111110	DEL 111111110
23	[ 110110110	] 101110110	ESC 110110001	GS 101110001
24	7 111011010	7 111011010	7 111011010	7 111011010
25	8 000111010	8 000111010	8 000111010	8 000111010
26	9 100111001	9 100111001	9 100111001	9 100111001
27	000000000	000000000	000000000	000000000
28	000000000	000000000	000000000	000000000
29	000000000	000000000	000000000	000000000
30	: 110111010	: 010111001	ESC 110110001	SUB 010110010
31	001101101	L 001100101	FF 001100001	FF 001100001
32	k 110101110	K 110100101	VT 110100010	VT 110100010
33	j 010101101	J 010100110	LF 010100001	LF 010100001
34	h 000101110	H 000100101	BS 000100010	BS 000100010
35	g 111001110	G 111000101	BEL 111000010	BEL 111000010
36	f 011001101	F 011000110	ACK 011000001	ACK 011000001
37	d 001001110	D 001000101	EOT 001000010	EOT 001000010
38	s 110011110	S 110010101	DC3 110010010	DC3 110010010
39	a 100001110	A 100000101	SOH 100000010	SOH 100000010
40	000000000	000000000	000000000	000000000
41	110111101	101111101	ESC 110110001	GS 101110001
42	GR 101100010	GR 101100010	GR 101100010	GR 101100010
43	" 111001001	" 010001001	BEL 111000010	STX 010000010
44	4 001011010	4 001011010	4 001011010	4 001011010
45	5 101011001	5 101011001	5 101011001	5 101011001
46	6 011011001	6 011011001	6 011011001	6 011011001
47	000000000	000000000	000000000	000000000
48	000000000	000000000	000000000	000000000
49	000000000	000000000	000000000	000000000
50	p 000011110	P 000010101	DEL 000010010	DEL 000010010
51	o 111101101	O 111100110	SI 111100001	SI 111100001
52	i 100101101	I 100100110	HT 100100001	HT 100100001
53	u 101011110	U 101010101	NAK 101010010	NAK 101010010
54	y 100111110	Y 100110101	EM 100110010	EM 100110010
55	t 001011101	T 001010110	DC4 001010001	DC4 001010001
56	r 010011101	R 010010110	DC2 010010001	DC2 010010001
57	e 100101101	E 100100110	ENQ 100100001	ENQ 100100001
58	w 111011101	W 111010110	ETB 111010001	ETB 111010001
59	q 100011101	Q 100010110	DC1 100010001	DC1 100010001
60	000000000	000000000	000000000	000000000
61	000000000	000000000	000000000	000000000
62	DC2 010010001	DC2 010010001	DC2 010010001	DC2 010010001
63	000000000	000000000	000000000	000000000
64	1 100011010	1 100011010	1 100011010	1 100011010
65	2 010011010	2 010011010	2 010011010	2 010011010
66	3 110011001	3 110011001	3 110011001	3 110011001
67	000000000	000000000	000000000	000000000
68	000000000	000000000	000000000	000000000
69	000000000	000000000	000000000	000000000
70	0 000011001	) 100101010	DLE 000010010	HT 100100001
71	9 100111001	{ 000101001	EM 100110010	BS 000100010
72	8 000111010	- 010101010	CAN 000110001	LF 010100001
73	7 111011010	& 011001010	ETB 111010001	ACK 011000001
74	6 011011001	A 011110110	SYN 011010010	RS 011110001
75	5 101011001	% 101001010	NAK 101010010	ENQ 101000001
76	4 001011010	\$ 001001001	DC4 001010001	EOT 001000010
77	3 110011001	# 110001010	DC3 110010010	ETX 110000001
78	2 010011010	@ 000001010	DC2 010010001	NUL 000000001
79	1 100011010	! 100001001	DC1 100010001	SOH 100000010
80	000000000	000000000	000000000	000000000
81	000000000	000000000	000000000	000000000
82	000000000	000000000	000000000	000000000
83	000000000	000000000	000000000	000000000
84	000000000	000000000	000000000	000000000
85	SP 000001010	SP 000001010	NUL 000000001	NUL 000000001
86	000000000	000000000	000000000	000000000
87	DC1 100010001	DC1 100010001	DC1 100010001	DC1 100010001
88	HT 100100001	HT 100100001	HT 100100001	HT 100100001
89	ESC 110110001	ESC 110110001	ESC 110110001	ESC 110110001

Options: Pin 1, 2, 3—Internal oscillator  
Pin 4—Lockout (logic 1), rollover (logic 0)  
Pin 5—Any key down output

All outputs complemented  
Level data ready

# KR 3600-PRO

XY	Normal	Shift	Control	Shift/Control
00	00000000	001000000	01000000	01100000
01	00000001	001000001	01000001	01100001
02	00000010	001000010	01000010	01100010
03	00000011	001000011	01000011	01100011
04	00000100	001000100	01000100	01100100
05	00000101	001000101	01000101	01100101
06	00000110	001000110	01000110	01100110
07	00000111	001000111	01000111	01100111
08	00001000	001001000	01001000	01101000
09	00001001	001001001	01001001	01101001
10	00001010	001001010	01001010	01101010
11	00001011	001001011	01001011	01101011
12	00001100	001001100	01001100	01101100
13	00001101	001001101	01001101	01101101
14	00001110	001001110	01001110	01101110
15	00001111	001001111	01001111	01101111
16	00010000	001010000	01001000	01101000
17	00010001	001010001	01001001	01101001
18	00010010	001010010	01001010	01101010
19	00010011	001010011	01001011	01101011
20	00010100	001010100	01001100	01101100
21	00010101	001010101	01001101	01101101
22	00010110	001010110	01001110	01101110
23	00010111	001010111	01001111	01101111
24	00011000	001011000	01001100	01101100
25	00011001	001011001	01001101	01101101
26	00011010	001011010	01001110	01101110
27	00011011	001011011	01001111	01101111
28	00011100	001011100	01001100	01101100
29	00011101	001011101	01001101	01101101
30	00011110	001011110	01001110	01101110
31	00011111	001011111	01001111	01101111
32	00100000	001100000	01010000	01110000
33	00100001	001100001	01010001	01110001
34	00100010	001100010	01010010	01110010
35	00100011	001100011	01010011	01110011
36	00100100	001100100	01010100	01110100
37	00100101	001100101	01010101	01110101
38	00100110	001100110	01010110	01110110
39	00100111	001100111	01010111	01110111
40	00101000	001101000	01010100	01110100
41	00101001	001101001	01010101	01110101
42	00101010	001101010	01010110	01110110
43	00101011	001101011	01010111	01110111
44	00101100	001101100	01010100	01110100
45	00101101	001101101	01010101	01110101
46	00101110	001101110	01010110	01110110
47	00101111	001101111	01010111	01110111
48	00110000	001110000	01011000	01111000
49	00110001	001110001	01011001	01111001
50	00110010	001110010	01011010	01111010
51	00110011	001110011	01011011	01111011
52	00110100	001110100	01011000	01111000
53	00110101	001110101	01011001	01111001
54	00110110	001110110	01011010	01111010
55	00110111	001110111	01011011	01111011
56	00111000	001111000	01011100	01111100
57	00111001	001111001	01011101	01111101
58	00111010	001111010	01011110	01111110
59	00111011	001111011	01011111	01111111
60	00111100	001111100	01011100	01111100
61	00111101	001111101	01011101	01111101
62	00111110	001111110	01011110	01111110
63	00111111	001111111	01011111	01111111
64	10000000	101000000	11000000	11100000
65	10000001	101000001	11000001	11100001
66	10000010	101000010	11000010	11100010
67	10000011	101000011	11000011	11100011
68	10000100	101000100	11000100	11100100
69	10000101	101000101	11000101	11100101
70	10000110	101000110	11000110	11100110
71	10000111	101000111	11000111	11100111
72	10000100	101001000	11000100	11100100
73	10000101	101001001	11000101	11100101
74	10000110	101001010	11000110	11100110
75	10000111	101001011	11000111	11100111
76	10000100	101001100	11000100	11100100
77	10000101	101001101	11000101	11100101
78	10000110	101001110	11000110	11100110
79	10000111	101001111	11000111	11100111
80	10001000	101010000	11001000	11101000
81	10001001	101010001	11001001	11101001
82	10001010	101010010	11001010	11101010
83	10001011	101010011	11001011	11101011
84	10001010	101010100	11001010	11101010
85	10001011	101010101	11001011	11101011
86	10001010	101010110	11001010	11101010
87	10001011	101010111	11001011	11101011
88	10001100	101010000	11001100	11101100
89	10001101	101010001	11001101	11101101

Options:  
 Internal oscillator (pins 1, 2, 3)  
 Lockout/rollover (pin 4), with internal resistor to VDD  
 Lockout is logic 1

Any key down (pin 5), positive output  
 Pulse data ready  
 Internal resistor to VDD on shift & control pins

## DESCRIPTION

The KR 3600 PRO is a MOS/LSI device intended to simplify the interface of a microprocessor to a keyboard matrix. Like the other KR 3600 parts, the KR 3600 PRO contains all of the logic to de-bounce and encode keyswitch closures, while providing either a 2-key or N-key rollover.

The output of the KR 3600 PRO is a simple binary code which may be converted to a standard information code by a PROM or directly by a microprocessor. This permits a user maximum flexibility of key layout with simple field programming.

The code in the KR 3600 is shown in Table I. The format is simple: output bits, 9, 8, 7, 6, 5, 4 and 1 are a binary sequence. The count starts at X0, Y0 and increments through X0Y1, X0Y2...X8Y9. Bit 9 is the LSB; bit 1 is the MSB.

Bits 2 and 3 indicate the mode as follows:


Bit 2	Bit 3	
0	0	Normal
0	1	Shift
1	0	Control
1	1	Shift Control

For maximum ease of use and flexibility, an internal scanning oscillator is used, with pin selection of N-key lockout (also known as 2-key rollover) and N-key rollover. An "any-key-down" output is provided for such uses as repeat oscillator keying.


Figure 1 shows a PROM-encoded 64 key, 4 mode application, using a 256x8 PROM, and Figure 2 a full 90 key, 4 mode application, utilizing a 512x8 PROM.

If N-key rollover operation is desired, it is recommended that a diode be inserted in series with each switch as shown. This prevents "phantom" key closures from resulting if three or more keys are depressed simultaneously.

**FIGURE 1  
KR 3600 PRO TYPICAL APPLICATION  
64 KEY, 4 MODE**



**FIGURE 2  
KR 3600 PRO TYPICAL APPLICATION  
90 KEY, 4 MODE**



**STANDARD MICROSYSTEMS CORPORATION**

33 Marcus Blvd. Hauppauge, NY 11788  
(516) 772-3300 FAX: 516 707-8688  
We keep ahead of our competition so you can keep ahead of yours.

Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.